Xilinx Runtime
2019.1

Table of Contents

  • Platform Overview
  • Execution Model Overview
  • Xilinx Runtime (XRT) Core Library
  • XCLMGMT (PCIe Management Physical Function) Driver Interfaces
  • XOCL (PCIe User Physical Function) Driver Interfaces
  • Linux Sys FileSystem Nodes
  • Board Tools and Utilities
  • Xclbin Tools
  • Embedded Runtime Library
  • Multi-Process Support
  • Binary Formats
  • System Requirements
  • Building and Installing Software Stack
  • Yocto Recipes For Embedded Flow
  • XRT Developer Build and Test Instructions
  • New DSA Bringup
  • Create MPSoC Based Embedded Platforms
  • PCIe Peer-to-Peer Support
  • Memory-to-Memory (M2M) Support
  • XRT/Board Debug FAQ
  • Xilinx Media Accelerator (XMA) Core Library
Xilinx Runtime
  • Docs »
  • Xilinx Runtime (XRT) Architecture
  • View page source

Xilinx Runtime (XRT) ArchitectureΒΆ

Xilinx Runtime (XRT) is implemented as a combination of userspace and kernel driver components. XRT supports both PCIe based accelerator cards and MPSoC based embedded architecture provides standardized software interface to Xilinx FPGA. The key user APIs are defined in xrt.h header file.

_images/XRT-Layers.svg

Table of Contents

  • Platform Overview
  • Execution Model Overview
  • Xilinx Runtime (XRT) Core Library
  • XCLMGMT (PCIe Management Physical Function) Driver Interfaces
  • XOCL (PCIe User Physical Function) Driver Interfaces
  • Linux Sys FileSystem Nodes
  • Board Tools and Utilities
  • Xclbin Tools
  • Embedded Runtime Library
  • Multi-Process Support
  • Binary Formats
  • System Requirements
  • Building and Installing Software Stack
  • Yocto Recipes For Embedded Flow
  • XRT Developer Build and Test Instructions
  • New DSA Bringup
  • Create MPSoC Based Embedded Platforms
  • PCIe Peer-to-Peer Support
  • Memory-to-Memory (M2M) Support
  • XRT/Board Debug FAQ
  • Xilinx Media Accelerator (XMA) Core Library
Next

© Copyright 2017-2019, Xilinx, Inc.

Built with Sphinx using a theme provided by Read the Docs.