Dataflow compiler for QNN inference on FPGAs
This project is maintained by Xilinx
The following blog posts are from previous releases, in the future posts will be made in GitHub discussions under Announcements