Versal Prime - VCK190 Evaluation Kit Ethernet TRD Tutorial |
Design Overview |
Design Overview¶
Introduction¶
The Ethernet platform is designed to support a Versal VCK190 board for showcasing the MRMAC IP as a peripheral and PL based Precision Time Protocol (PTP) solution for PTP packet processing. It consists of MRMAC with 4 lanes enabled, each can be configured to support 10G/25G. Each lane of the MRMAC IP is interfaced to one TX and RX channel of an independent MCDMA. The ACAP hardware that is supported on the Versal platform has the following features:
It contains the Quad base GT in Programmable Logic (PL) to accommodate the movement of Ethernet packets. The output of the GTY is connected to the external NIC through a QSFP to SFP cable. The ethernet data packets are transferred using MRMAC via GT interface.
Design Components¶
Hardware components
VCK190 Evaluation Kit
QSFP to SFP cable
Solarflare NIC on x86 host ( X2522 )
VCK190 Evaluation Kit
QSFP to SFP cable
Solarflare NIC on x86 host ( X2522 )
Interfaces and IP
Ethernet Packet generator or receiver
VCK190 Evaluation Kit
Solarflare NIC connected on x86 host
PTP Packet Processing
PL based PTP HW Master in Transmit direction
PL based PTP filter and Timestamp prepend logic in Receive direction
Auxiliary Peripherals
SD
I2C
UART
Ethernet
Ethernet Packet generator or receiver
VCK190 Evaluation Kit
Solarflare NIC connected on x86 host
PTP Packet Processing
PL based PTP HW Master in Transmit direction
PL based PTP filter and Timestamp prepend logic in Receive direction
Auxiliary Peripherals
SD
I2C
UART
Ethernet
Software components
Operating system
APU: SMP Linux
Linux kernel subsystems
TCP/IP Stack
Operating system
APU: SMP Linux
Linux kernel subsystems
TCP/IP Stack
Speed Supported
4x10G
4x25G
4x10G
4x25G
Next Steps
Go back to the VCK190 Ethernet TRD design start page
References
VCK190 Evaluation Board User Guide (UG1366)
Versal Software Install and Board Setup (XTP629)
Versal Architecture and Product Data Sheet: Overview (DS950)
Versal Devices Integrated 100G MRMAC Subsystem Product Guide ( PG314 )
License
Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.
Copyright© 2022 Xilinx