• All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
  • Applications
  • Products
  • Developers
  • Support
  • About
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Vitis Sparse Library
2021.1

Library Overview

  • Requirements
  • License
  • Trademark Notice
  • Release Note

User Guide

  • L1 Primitives User Guide
  • L2 Kernel User Guide
    • CSCMV Overview
    • Double Precision SpMV Overview
    • CSCMV Kernel APIs
    • Double Precision SPMV Kernel APIs

Benchmark Result

  • Benchmark

This Page

  • Show Source
Vitis Sparse Library
  • »
  • L2 Kernel User Guide
  • View page source

L2 Kernel User GuideΒΆ

  • CSCMV Overview
    • 1. Matrix partitioning and device memory layout
    • 2. The functionality of the CUs
    • 3. Build and test the design
  • Double Precision SpMV Overview
    • 1. Matrix partitioning
    • 2. Build and test the design
  • CSCMV Kernel APIs
    • bufTransColVecKernel
    • bufTransNnzColKernel
    • cscRowKernel
    • loadColKernel
    • readWriteHbmKernel
    • xBarColKernel
  • Double Precision SPMV Kernel APIs
    • assembleYkernel
    • loadNnzKernel
    • loadParXkernel
    • loadRbParamKernel
    • moveXkernel
    • rowAccKernel
    • selMultXkernel
    • storeYkernel
Next Previous

Last updated on June 11, 2021.


  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
© 2019, Xilinx Inc.
  • Privacy
  • Legal
  • Contact