Solutions
Products
Company
Solutions
Products
Company
Solutions
Products
Company
Solutions
Products
Company
Solutions
Products
Company
Xilinx is now a part of
AMD
|
Learn More
Vitis Sparse Library
2022.1
Library Overview
Requirements
License
Trademark Notice
Release Note
User Guide
L1 Primitives User Guide
L2 Kernel User Guide
CSCMV Overview
Double Precision SpMV Overview
CSCMV Kernel APIs
Double Precision SPMV Kernel APIs
Benchmark Result
Benchmark
This Page
Show Source
Vitis Sparse Library
»
L2 Kernel User Guide
View page source
L2 Kernel User Guide
¶
CSCMV Overview
1. Matrix partitioning and device memory layout
2. The functionality of the CUs
3. Build and test the design
Double Precision SpMV Overview
1. Matrix partitioning
2. Build and test the design
CSCMV Kernel APIs
bufTransColVecKernel
bufTransNnzColKernel
cscRowKernel
loadColKernel
readWriteHbmKernel
xBarColKernel
Double Precision SPMV Kernel APIs
assembleYkernel
loadNnzKernel
loadParXkernel
loadRbParamKernel
moveXkernel
rowAccKernel
selMultXkernel
storeYkernel
Last updated on April 20, 2022.