Xilinx® Runtime (XRT) Architecture

Xilinx® Runtime (XRT) is implemented as a combination of userspace and kernel driver components. XRT supports both PCIe based accelerator cards and MPSoC based embedded architecture provides standardized software interface to Xilinx® FPGA. The key user APIs are defined in xrt.h header file.

---

Introduction

• XRT and Vitis™ Platform Overview
• System Requirements
• Building the XRT Software Stack
• XRT Installation
• Developer Build and Test Instructions

Use Model and Features

• Execution Model Overview
• XRT Controlled Kernel Execution Models
• Multi-Process Support
• PCIe Peer-to-Peer (P2P)
• Memory-to-Memory (M2M)
• Host Memory Access
• Configuration File xrt.ini

User API Library

• Xilinx OpenCL extension
• XRT Native APIs
• XRT Native Library C++ API
• XRT Native Library C API

XRT Developer's Space

• Alveo™ Platform Loading Overview
• Linux Sys FileSystem Nodes
• Binary Formats
• Embedded Runtime Library
• XCLMGMT (PCIe Management Physical Function) Driver Interfaces
• XOCL (PCIe User Physical Function) Driver Interfaces
• ZOCL Driver Interfaces

Tools and Utilities

• xclbinutil
• xbutil
• xbmgmt
• xbflash2
• xball
• xbtop
• Utility Migration Guide
• xrt nagios plugin

Building Platforms

• XRT Setup for Embedded Flow
• Developer Build and Test Instructions

Cloud Support

• Mailbox Subdevice Driver
• Mailbox Inter-domain Communication Protocol
• MSD/MPD and Plugins
• FPGA device readiness within user VM
• Accessing vsec within VM

Security

• Security of Alveo Platform

Python binding

• XRT Python Bindings

Debug and Faqs

• XRT/Board Debug FAQ

---

For any questions on XRT please email runtime@xilinx.com