AIETargets.h File Reference

#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/Location.h"
#include "mlir/IR/MLIRContext.h"
#include "mlir/Support/LogicalResult.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/STLFunctionalExtras.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/Support/raw_ostream.h"
#include <array>
#include <cstdint>
#include <memory>
#include <mutex>
#include <optional>
#include <string>
#include <vector>

Include dependency graph for AIETargets.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes
struct	xilinx::AIE::TxnLocEntry
class	xilinx::AIE::NpuConfigCache
struct	xilinx::AIE::NpuConfigCache::Config

Namespaces
namespace	xilinx
namespace	xilinx::AIE

Functions
void	xilinx::AIE::emitNpuLocmapJSON (llvm::raw_ostream &output, llvm::StringRef deviceName, llvm::StringRef binaryName, const std::vector< TxnLocEntry > &locmap)
mlir::LogicalResult	xilinx::AIE::AIETranslateToXAIEV2 (mlir::ModuleOp module, llvm::raw_ostream &output, llvm::StringRef deviceName="")
mlir::LogicalResult	xilinx::AIE::AIEFlowsToJSON (mlir::ModuleOp module, llvm::raw_ostream &output, llvm::StringRef deviceName="")
mlir::LogicalResult	xilinx::AIE::AIETranslateSCSimConfig (mlir::ModuleOp module, llvm::raw_ostream &output, llvm::StringRef deviceName="")
mlir::LogicalResult	xilinx::AIE::AIETranslateShimSolution (mlir::ModuleOp module, llvm::raw_ostream &, llvm::StringRef deviceName="")
mlir::LogicalResult	xilinx::AIE::AIETranslateGraphXPE (mlir::ModuleOp module, llvm::raw_ostream &, llvm::StringRef)
mlir::LogicalResult	xilinx::AIE::AIETranslateNpuToBinary (mlir::ModuleOp, std::vector< uint32_t > &, llvm::StringRef deviceName="", llvm::StringRef sequenceName="", std::vector< TxnLocEntry > *locmap=nullptr, bool foldDDRAddrOffset=true, NpuConfigCache *configs=nullptr)
mlir::LogicalResult	xilinx::AIE::AIETranslateNpuToCpp (mlir::ModuleOp module, llvm::raw_ostream &output, bool foldDDRAddrOffset=true, bool emitDispatchShim=false)
	Emit a C++ builder that reconstructs the TXN stream at runtime.
mlir::LogicalResult	xilinx::AIE::AIETranslateToUcDma (mlir::ModuleOp module, llvm::raw_ostream &output)
mlir::LogicalResult	xilinx::AIE::AIETranslateToUcDma (mlir::ModuleOp module, std::string &assembly, llvm::StringRef outputPath="")
mlir::LogicalResult	xilinx::AIE::AIETranslateControlPacketsToUI32Vec (mlir::ModuleOp, std::vector< uint32_t > &, llvm::StringRef deviceName="", llvm::StringRef sequenceName="", std::vector< TxnLocEntry > *locmap=nullptr)
mlir::LogicalResult	xilinx::AIE::AIETranslateToLdScript (mlir::ModuleOp module, llvm::raw_ostream &output, int tileCol, int tileRow, llvm::StringRef deviceName="", bool probe=false, llvm::function_ref< std::string(llvm::StringRef)> resolveLinkFile=nullptr)
mlir::LogicalResult	xilinx::AIE::AIETranslateToBCF (mlir::ModuleOp module, llvm::raw_ostream &output, int tileCol, int tileRow, llvm::StringRef deviceName="")
mlir::LogicalResult	xilinx::AIE::AIELLVMLink (llvm::raw_ostream &output, const std::vector< std::string > &Files, bool DisableDITypeMap=false, bool NoVerify=false, bool Internalize=false, bool OnlyNeeded=false, bool PreserveAssemblyUseListOrder=false, bool Verbose=false)
mlir::LogicalResult	xilinx::AIE::AIETranslateToCDODirect (mlir::ModuleOp m, llvm::StringRef workDirPath, llvm::StringRef deviceName, bool bigEndian=false, bool emitUnified=false, bool cdoDebug=false, bool aieSim=false, bool xaieDebug=false, bool enableCores=true)
mlir::LogicalResult	xilinx::AIE::AIETranslateToTargetArch (mlir::ModuleOp module, llvm::raw_ostream &output, llvm::StringRef deviceName)