Dataflow compiler for QNN inference on FPGAs

This project is maintained by Xilinx

FINN Events, Tutorials and Workshops