Kria™ KV260 Vision AI Starter Kit Tutorial

Integrating the overlay into the Platform

Integrate Accelerator Overlay


This document provides the steps to integrate the overlay consisting of accelerated functions into the platform.


  • Vitis Unified Software Platform 2021.1

Accessing the Tutorial Reference Files

Note: Skip the following steps if the design files have already been cloned and extracted to a working repository

  1. To access the reference files, type the following into a terminal:

    git clone --branch xlnx_rel_v2022.1 --recursive
  2. Navigate to the kria-vitis-platforms/kv260-vitis which is the working directory.

Integrating an overlay (accelerator functions) into a Vitis Extensible platform

  1. Go to the working directory

    cd $working_dir/
  2. To compile and integrate the overlay into the platform, run the following command. The Makefile calls a lower level Makefile to run Vitis. If a platform is not already available it builds that as well.

    make overlay OVERLAY=<application_name>

    Applications currently supported are listed below

Application name Platform used
smartcam kv260_ispMipiRx_vcu_DP
aibox-reid kv260_vcuDecode_vmixDP
defect-detect kv260_ispMipiRx_vmixDP
nlp-smartvision kv260_ispMipiRx_rpiMipiRx_DP
  1. The generated bitfile and xclbin will be located at


    The xclbin and bitfile generation may take couple of hours depending on the system specification. They will be used to build the Petaliunx image


For more information on how to integrate an accelerator into a platform refer to Xilinx Vitis Unified Software Platform Documentation UG1393.


Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.

You may obtain a copy of the License at

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Copyright© 2021 Xilinx