Kria™ KV260 Vision AI Starter Kit Tutorial
Creating a Vitis Platform
Build Vitis Platform¶
This tutorial shows how to build a Platform for applications running on KV260 Vision AI Starter Kit.
Vitis Unified Software Platform of the appropiate version
Accessing the Tutorial Reference Files¶
Note: Skip the following steps if the design files have already been cloned and extracted to a working repository
To access the reference files, type the following into a terminal:
git clone --branch xlnx_rel_v2022.1 --recursive https://github.com/Xilinx/kria-vitis-platforms.git
Navigate to the
kria-vitis-platforms/kv260which is the working directory.
Generating an Vitis Extensible platform¶
Go to the working directory
To build the platform, run the following command. The Makefile calls a lower level Makefile to generate a platform. If an XSA is not already available it builds that as well.
make platform PFM=<platform_name>
Applications and their corresponding platforms are listed in the table below
The generated platform will be located at
The xpfm file in the above directory will be used as input when building the Vitis accelerator projects. It exposes all the essential Platform Interfaces like Clock, Interrupts, Master AXI interfaces and Slave AXI interfaces for the accelerator to connect to.
Note: The software components (boot, smp_linux etc) in this platform are empty. The software components will be generated later when building Petalinux.
For more information on how to generate a Platform refer to Xilinx Vitis Unified Software Platform Documentation UG1393
Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.
Copyright© 2021 Xilinx