AIERT.cpp

Go to the documentation of this file.

//===- AIERT.cpp ------------------------------------------------*- C++ -*-===//
//
// Copyright (C) 2024 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
 
#include "aie/Targets/AIERT.h"
#include "aie/Targets/AIETargetShared.h"
 
#include "mlir/Dialect/Utils/StaticValueUtils.h"
#include "mlir/Support/LogicalResult.h"
#include "llvm/ADT/SmallPtrSet.h"
#include "llvm/ADT/SmallSet.h"
 
extern "C" {
#include "xaiengine/xaie_core.h"
#include "xaiengine/xaie_dma.h"
#include "xaiengine/xaie_elfloader.h"
#include "xaiengine/xaie_interrupt.h"
#include "xaiengine/xaie_locks.h"
#include "xaiengine/xaie_mem.h"
#include "xaiengine/xaie_perfcnt.h"
#include "xaiengine/xaie_plif.h"
#include "xaiengine/xaie_reset.h"
#include "xaiengine/xaie_ss.h"
#include "xaiengine/xaie_txn.h"
#include "xaiengine/xaiegbl.h"
#include "xaiengine/xaiegbl_defs.h"
}
 
#include <filesystem>
 
#define AIERC_STR(x) x, #x
static const std::map<AieRC, std::string> AIERCTOSTR = {
    {AIERC_STR(XAIE_OK)},
    {AIERC_STR(XAIE_ERR)},
    {AIERC_STR(XAIE_INVALID_DEVICE)},
    {AIERC_STR(XAIE_INVALID_RANGE)},
    {AIERC_STR(XAIE_INVALID_ARGS)},
    {AIERC_STR(XAIE_INVALID_TILE)},
    {AIERC_STR(XAIE_ERR_STREAM_PORT)},
    {AIERC_STR(XAIE_INVALID_DMA_TILE)},
    {AIERC_STR(XAIE_INVALID_BD_NUM)},
    {AIERC_STR(XAIE_ERR_OUTOFBOUND)},
    {AIERC_STR(XAIE_INVALID_DATA_MEM_ADDR)},
    {AIERC_STR(XAIE_INVALID_ELF)},
    {AIERC_STR(XAIE_CORE_STATUS_TIMEOUT)},
    {AIERC_STR(XAIE_INVALID_CHANNEL_NUM)},
    {AIERC_STR(XAIE_INVALID_LOCK)},
    {AIERC_STR(XAIE_INVALID_DMA_DIRECTION)},
    {AIERC_STR(XAIE_INVALID_PLIF_WIDTH)},
    {AIERC_STR(XAIE_INVALID_LOCK_ID)},
    {AIERC_STR(XAIE_INVALID_LOCK_VALUE)},
    {AIERC_STR(XAIE_LOCK_RESULT_FAILED)},
    {AIERC_STR(XAIE_INVALID_DMA_DESC)},
    {AIERC_STR(XAIE_INVALID_ADDRESS)},
    {AIERC_STR(XAIE_FEATURE_NOT_SUPPORTED)},
    {AIERC_STR(XAIE_INVALID_BURST_LENGTH)},
    {AIERC_STR(XAIE_INVALID_BACKEND)},
    {AIERC_STR(XAIE_INSUFFICIENT_BUFFER_SIZE)},
    {AIERC_STR(XAIE_ERR_MAX)}};
#undef AIERC_STR
 
static const std::map<xilinx::AIE::WireBundle, StrmSwPortType>
    WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE = {
        {xilinx::AIE::WireBundle::Core, StrmSwPortType::CORE},
        {xilinx::AIE::WireBundle::DMA, StrmSwPortType::DMA},
        {xilinx::AIE::WireBundle::TileControl, StrmSwPortType::CTRL},
        {xilinx::AIE::WireBundle::FIFO, StrmSwPortType::FIFO},
        {xilinx::AIE::WireBundle::South, StrmSwPortType::SOUTH},
        {xilinx::AIE::WireBundle::West, StrmSwPortType::WEST},
        {xilinx::AIE::WireBundle::North, StrmSwPortType::NORTH},
        {xilinx::AIE::WireBundle::East, StrmSwPortType::EAST},
        // missing PLIO from WireBundle
        // missing NOC from WireBundle
        {xilinx::AIE::WireBundle::Trace, StrmSwPortType::TRACE},
};
 
#ifndef NDEBUG
 
// https://stackoverflow.com/a/32230306
template <typename H1>
static llvm::raw_ostream &showAIEXRTArgs(llvm::raw_ostream &out,
                                         const char *label, H1 &&value) {
  return out << label << "=" << std::forward<H1>(value);
}
 
template <typename H1, typename... T>
static llvm::raw_ostream &showAIEXRTArgs(llvm::raw_ostream &out,
                                         const char *label, H1 &&value,
                                         T &&...rest) {
  const char *pcomma = strchr(label, ',');
  return showAIEXRTArgs(out.write(label, pcomma - label)
                            << "=" << std::forward<H1>(value) << ',',
                        pcomma + 1, std::forward<T>(rest)...);
}
 
static llvm::raw_ostream &operator<<(llvm::raw_ostream &os,
                                     const XAie_LocType &loc);
 
static llvm::raw_ostream &operator<<(llvm::raw_ostream &os,
                                     const XAie_Lock &lock);
 
static llvm::raw_ostream &operator<<(llvm::raw_ostream &os,
                                     const XAie_Packet &packet);
 
#define SHOW_AIERT_ARGS(os, ...) showAIEXRTArgs(os, #__VA_ARGS__, __VA_ARGS__)
 
// So that we can use the pattern if(auto r = TRY_XAIE_API...) { // r is nonzero
// }
static_assert(XAIE_OK == 0);
 
#define TRY_XAIE_API_FATAL_ERROR(API, ...)                                     \
  do {                                                                         \
    LLVM_DEBUG(llvm::dbgs() << "trying XAIE API: " << #API << " with args: "); \
    LLVM_DEBUG(SHOW_AIERT_ARGS(llvm::dbgs(), __VA_ARGS__));                    \
    LLVM_DEBUG(llvm::dbgs() << "\n");                                          \
    if (auto r = API(__VA_ARGS__))                                             \
      llvm::report_fatal_error(llvm::Twine(#API " failed with ") +             \
                               AIERCTOSTR.at(r));                              \
  } while (0)
 
#define TRY_XAIE_API_EMIT_ERROR(OP, API, ...)                                  \
  do {                                                                         \
    LLVM_DEBUG(llvm::dbgs() << "trying XAIE API: " << #API << " with args: "); \
    LLVM_DEBUG(SHOW_AIERT_ARGS(llvm::dbgs(), __VA_ARGS__));                    \
    LLVM_DEBUG(llvm::dbgs() << "\n");                                          \
    if (auto r = API(__VA_ARGS__))                                             \
      return OP.emitOpError() << #API " failed with " << AIERCTOSTR.at(r);     \
  } while (0)
 
#define TRY_XAIE_API_LOGICAL_RESULT(API, ...)                                  \
  do {                                                                         \
    LLVM_DEBUG(llvm::dbgs() << "trying XAIE API: " << #API << " with args: "); \
    LLVM_DEBUG(SHOW_AIERT_ARGS(llvm::dbgs(), __VA_ARGS__));                    \
    LLVM_DEBUG(llvm::dbgs() << "\n");                                          \
    if (auto r = API(__VA_ARGS__)) {                                           \
      llvm::errs() << #API " failed with " << AIERCTOSTR.at(r);                \
      return failure();                                                        \
    }                                                                          \
  } while (0)
 
#else
 
#define TRY_XAIE_API_FATAL_ERROR(API, ...)                                     \
  do {                                                                         \
    if (auto r = API(__VA_ARGS__))                                             \
      llvm::report_fatal_error(llvm::Twine(#API " failed with ") +             \
                               AIERCTOSTR.at(r));                              \
  } while (0)
 
#define TRY_XAIE_API_EMIT_ERROR(OP, API, ...)                                  \
  do {                                                                         \
    if (auto r = API(__VA_ARGS__))                                             \
      return OP.emitOpError() << #API " failed with " << AIERCTOSTR.at(r);     \
  } while (0)
 
#define TRY_XAIE_API_LOGICAL_RESULT(API, ...)                                  \
  do {                                                                         \
    if (auto r = API(__VA_ARGS__)) {                                           \
      llvm::errs() << #API " failed with " << AIERCTOSTR.at(r);                \
      return failure();                                                        \
    }                                                                          \
  } while (0)
 
#endif
 
using namespace mlir;
using namespace xilinx;
 
#define DEBUG_TYPE "aie-aiert"
 
llvm::raw_ostream &operator<<(llvm::raw_ostream &os, const XAie_LocType &loc) {
  os << "XAie_LocType(col: " << std::to_string(loc.Col)
     << ", row: " << std::to_string(loc.Row) << ")";
  return os;
}
 
llvm::raw_ostream &operator<<(llvm::raw_ostream &os, const XAie_Lock &lock) {
  os << "XAie_Lock(id: " << std::to_string(lock.LockId)
     << ", val: " << std::to_string(lock.LockVal) << ")";
  return os;
}
 
llvm::raw_ostream &operator<<(llvm::raw_ostream &os,
                              const XAie_Packet &packet) {
  os << "XAie_Packet(id: " << std::to_string(packet.PktId)
     << ", type: " << std::to_string(packet.PktType) << ")";
  return os;
}
 
#define XAIE_BASE_ADDR 0x40000000
#define XAIE_SHIM_ROW 0
#define XAIE_MEM_TILE_ROW_START 1
#define XAIE_PARTITION_BASE_ADDR 0x0
 
#define NPI_ADDR 0x0
#define NUM_LOCKS 16
#define EVEN_BD_NUM_START 0
#define ODD_BD_NUM_START 24
 
struct xilinx::AIE::AIERTControl::AIERtImpl {
  XAie_Config configPtr;
  XAie_DevInst devInst;
 
  // One Location per recorded XAie_TxnCmd, indexed by position in
  // XAie_TxnInst::CmdBuf. Populated by TxnLocBracket scopes.
  std::vector<mlir::Location> txnCmdLocs;
 
  // One Location per operation in the exported transaction binary. Derived
  // from txnCmdLocs by exportSerializedTransaction().
  std::vector<mlir::Location> txnOpLocs;
};
 
// Walk DevInst->TxnList to find the active XAie_TxnInst (single-threaded
// compilation: at most one). Returns null if no transaction is being
// recorded. The XAie_TxnInst struct and TxnList layout are part of aie-rt's
// public xaiegbl.h, so this only depends on the public header.
static XAie_TxnInst *getActiveTxnInst(XAie_DevInst &devInst) {
  XAie_List *node = devInst.TxnList.Next;
  if (!node)
    return nullptr;
  return reinterpret_cast<XAie_TxnInst *>(reinterpret_cast<char *>(node) -
                                          offsetof(XAie_TxnInst, Node));
}
 
static uint32_t getActiveTxnNumCmds(XAie_DevInst &devInst) {
  XAie_TxnInst *inst = getActiveTxnInst(devInst);
  return inst ? inst->NumCmds : 0;
}
 
xilinx::AIE::TxnLocBracket::TxnLocBracket(AIERTControl &c, mlir::Location l)
    : ctl(c), loc(l), startCmds(c.getCurrentTxnNumCmds()) {}
 
xilinx::AIE::TxnLocBracket::~TxnLocBracket() {
  uint32_t endCmds = ctl.getCurrentTxnNumCmds();
  if (endCmds <= startCmds)
    return;
  // Only record meaningful locations. Falling through (no entry) lets the
  // downstream emitter use its fallback (device.getLoc()), which preserves
  // the pre-existing behavior for source ops that don't carry a real loc.
  if (mlir::isa<mlir::UnknownLoc>(loc))
    return;
  ctl.recordTxnLocRange(startCmds, endCmds, loc);
}
 
xilinx::AIE::AIERTControl::~AIERTControl() { XAie_Finish(&aiert->devInst); }
 
xilinx::AIE::AIERTControl::AIERTControl(const AIE::AIETargetModel &tm)
    : targetModel(tm), aiert(std::make_unique<AIERtImpl>()) {
  // The first column in the NPU lacks a shim tile.  AIE-RT exposes some of
  // the internals about how this is modeled in a somewhat awkward way.
  size_t partitionStartCol =
      tm.hasProperty(AIE::AIETargetModel::IsVirtualized) ? 1 : 0;
  size_t partitionNumCols = tm.columns();
  size_t deviceRows = tm.rows();
  size_t deviceCols = tm.columns() + partitionStartCol;
 
  // Don't put this in the target model, because it's XAIE specific.
  unsigned char devGen = XAIE_DEV_GEN_AIE;
  switch (tm.getTargetArch()) {
  case AIEArch::AIE1: // probably unreachable.
    devGen = XAIE_DEV_GEN_AIE;
    break;
  case AIEArch::AIE2:
    // FIXME: What if we don't have an IPU?  aie-rt
    // models non-IPU devices differently.
    devGen = XAIE_DEV_GEN_AIE2IPU;
    break;
  case AIEArch::AIE2p:
    devGen = XAIE_DEV_GEN_AIE2P_STRIX_B0;
    break;
  case AIEArch::AIE2ps:
    // AIE2PS configures the array through a CERT ELF instead of CDO or an
    // xclbin (see AIE2PSTargetModel), so it has no aie-rt device generation.
    // Listed here so that a new AIEArch still raises -Wswitch.
    llvm::report_fatal_error("aie-rt configuration is not supported for the "
                             "AIE2PS architecture");
  }
  aiert->configPtr = XAie_Config{
      /*AieGen*/ devGen,
      /*BaseAddr*/ XAIE_BASE_ADDR,
      /*ColShift*/ static_cast<uint8_t>(tm.getColumnShift()),
      /*RowShift*/ static_cast<uint8_t>(tm.getRowShift()),
      /*NumRows*/ static_cast<uint8_t>(deviceRows),
      /*NumCols*/ static_cast<uint8_t>(deviceCols),
      /*ShimRowNum*/ XAIE_SHIM_ROW,
      /*MemTileRowStart*/ XAIE_MEM_TILE_ROW_START,
      /*MemTileNumRows*/ static_cast<uint8_t>(tm.getNumMemTileRows()),
      /*AieTileRowStart*/
      static_cast<uint8_t>(XAIE_MEM_TILE_ROW_START + tm.getNumMemTileRows()),
      /*AieTileNumRows*/
      static_cast<uint8_t>(tm.rows() - tm.getNumMemTileRows() - 1),
      /*PartProp*/ {},
      /*Backend*/ XAIE_IO_BACKEND_CDO};
  XAie_InstDeclare(_devInst, &aiert->configPtr);
  aiert->devInst = _devInst;
  TRY_XAIE_API_FATAL_ERROR(XAie_SetupPartitionConfig, &aiert->devInst,
                           XAIE_PARTITION_BASE_ADDR, partitionStartCol,
                           partitionNumCols);
  TRY_XAIE_API_FATAL_ERROR(XAie_CfgInitialize, &aiert->devInst,
                           &aiert->configPtr);
  TRY_XAIE_API_FATAL_ERROR(XAie_UpdateNpiAddr, &aiert->devInst, NPI_ADDR);
}
 
LogicalResult xilinx::AIE::AIERTControl::setIOBackend(bool aieSim,
                                                      bool xaieDebug) {
  // Quoting: The instance of a device must be always declared using this
  // macro. In the future, the same macro will be expanded to
  // allocate more memory from the user application for resource
  // management.
  if (aieSim) {
    TRY_XAIE_API_FATAL_ERROR(XAie_SetIOBackend, &aiert->devInst,
                             XAIE_IO_BACKEND_SIM);
  } else if (xaieDebug)
    TRY_XAIE_API_FATAL_ERROR(XAie_SetIOBackend, &aiert->devInst,
                             XAIE_IO_BACKEND_DEBUG);
  else
    TRY_XAIE_API_FATAL_ERROR(XAie_SetIOBackend, &aiert->devInst,
                             XAIE_IO_BACKEND_CDO);
  return success();
}
 
static LogicalResult
configureLocksInBdBlock(const AIE::AIETargetModel &targetModel,
                        XAie_DmaDesc &dmaTileBd, Block &block, int col, int row,
                        bool outOfOrder) {
  LLVM_DEBUG(llvm::dbgs() << "\nstart configuring bds\n");
  AIE::UseLockOp acquire, release;
  if (failed(AIE::verifyBdLockPair(block, outOfOrder, acquire, release)))
    return failure();
  std::optional<int> acqValue, relValue, acqLockId, relLockId;
  bool acqEn = false;
 
  // switch (lock->getAc)
  AIE::LockOp lock;
  for (auto op : block.getOps<AIE::UseLockOp>()) {
    // Only dyn_cast if you are going to check if it was of the type
    // expected; if you aren't checking use cast instead as it will at
    // least assert in debug mode with an easier to understand error than
    // dereferencing.
    lock = cast<AIE::LockOp>(op.getLock().getDefiningOp());
    switch (op.getAction()) {
    case AIE::LockAction::Acquire:
    case AIE::LockAction::AcquireGreaterEqual: {
      acqEn = op.getAcqEn();
      acqLockId = lock.getLockIDValue();
      auto value = op.getConstantValue();
      if (failed(value))
        return failure();
      int32_t v = *value; // NOLINT(bugprone-unchecked-optional-access)
      if (op.acquireGE())
        v = -v;
      acqValue = v;
      break;
    }
    case AIE::LockAction::Release: {
      relLockId = lock.getLockIDValue();
      auto value = op.getConstantValue();
      if (failed(value))
        return failure();
      relValue = value;
      break;
    }
    }
  }
 
  if (targetModel.isMemTile(col, row)) {
    auto lockOffset = targetModel.getLockLocalBaseIndex(
        col, row, lock.colIndex(), lock.rowIndex());
    if (lockOffset && acqLockId)
      acqLockId.value() += lockOffset.value();
    if (lockOffset && relLockId)
      relLockId.value() += lockOffset.value();
  }
 
  // no RelEn in the arch spec even though the API requires you to set it?
  bool relEn = false;
  if (outOfOrder && !acqLockId) {
    // Release-only out-of-order BD: point the disabled acquire lock at the
    // release lock so XAie_LockInit gets a valid id.
    acqLockId = relLockId;
    acqValue = 0;
  }
  assert(acqLockId && acqValue && relLockId && relValue &&
         "lock values must be resolved before init");
  XAie_Lock acqLock = XAie_LockInit(acqLockId.value(), acqValue.value());
  XAie_Lock relLock = XAie_LockInit(relLockId.value(), relValue.value());
  TRY_XAIE_API_EMIT_ERROR((*block.getOps<AIE::UseLockOp>().begin()),
                          dmaTileBd.DmaMod->SetLock, &dmaTileBd, acqLock,
                          relLock, acqEn, relEn);
  return success();
}
 
static LogicalResult configureBdInBlock(const AIE::AIETargetModel &targetModel,
                                        XAie_DevInst *devInst,
                                        XAie_DmaDesc &dmaTileBd, Block &block,
                                        int col, int row, int bdId,
                                        std::optional<int> nextBdId) {
  std::optional<int> packetType;
  std::optional<int> packetID;
 
  // Below should go
  auto maybePacketOps = block.getOps<AIE::DMABDPACKETOp>();
  if (!maybePacketOps.empty()) {
    assert(llvm::range_size(maybePacketOps) == 1 &&
           "expected only one dma_bd_packet");
    auto packetOp = *maybePacketOps.begin();
    packetType = packetOp.getPacketType();
    packetID = packetOp.getPacketID();
  }
 
  auto bdOp = *block.getOps<AIE::DMABDOp>().begin();
 
  if (targetModel.isShimNOCTile(col, row)) {
    // write them out like this so they show up with names in debug prints
    uint8_t smid = 0;
    uint32_t burstLen =
        getShimBurstLengthBytes(targetModel, bdOp.getBurstLength());
    uint8_t qOs = 0;
    uint8_t cache = static_cast<uint8_t>(bdOp.getAxcacheOrDefault());
    uint8_t secure = 0;
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetAxi, &dmaTileBd, smid,
                            burstLen / 16, qOs, cache, secure);
  }
 
  // get address from BufferOp (core,mem) or ExternalBufferOp (shim)
  uint64_t baseAddr = 0;
  if (targetModel.isShimNOCTile(col, row)) {
    auto bufferOp =
        cast<AIE::ExternalBufferOp>(bdOp.getBuffer().getDefiningOp());
    // external buffers aren't required to have an address here because the
    // address might get patched later or the default of zero might be a valid
    // address.
    if (auto addr = bufferOp.getAddress())
      baseAddr = *addr; // NOLINT(bugprone-unchecked-optional-access)
  } else {
    auto bufferOp = cast<AIE::BufferOp>(bdOp.getBuffer().getDefiningOp());
    auto addr = bufferOp.getAddress();
    if (!addr)
      return bufferOp.emitError("buffer must have address assigned");
    baseAddr = *addr; // NOLINT(bugprone-unchecked-optional-access)
  }
 
  if (targetModel.isMemTile(col, row)) {
    // check if buffer is allocated on the same memtile, the west, or the east
    // one
    auto bufferOp = cast<AIE::BufferOp>(bdOp.getBuffer().getDefiningOp());
    auto bufferRow = bufferOp.getTileOp().getRow();
    auto bufferCol = bufferOp.getTileOp().getCol();
    auto addrOffset =
        targetModel.getMemLocalBaseAddress(col, row, bufferCol, bufferRow);
    if (addrOffset)
      baseAddr += addrOffset.value();
  }
 
  // Runtime-valued sizes/strides are not supported on this static lowering
  // path.
  for (mlir::OpFoldResult s : bdOp.getMixedSizes())
    if (!mlir::getConstantIntValue(s))
      return bdOp->emitOpError(
          "runtime-valued BD size/stride is not supported on the static XAIE "
          "lowering path; use compile-time constant sizes");
  for (mlir::OpFoldResult s : bdOp.getMixedStrides())
    if (!mlir::getConstantIntValue(s))
      return bdOp->emitOpError(
          "runtime-valued BD size/stride is not supported on the static XAIE "
          "lowering path; use compile-time constant sizes");
  // The owning storage must outlive the ArrayRef used below.
  std::optional<llvm::SmallVector<AIE::BDDimLayoutAttr>> dimsStorage =
      bdOp.getConstantDimensions();
  if (!dimsStorage)
    return bdOp->emitOpError("internal error folding BD dimensions");
  std::optional<llvm::ArrayRef<AIE::BDDimLayoutAttr>> dims;
  if (!dimsStorage->empty())
    dims = llvm::ArrayRef<AIE::BDDimLayoutAttr>(*dimsStorage);
  uint64_t lenInBytes = bdOp.getLenInBytes();
  uint64_t basePlusOffsetInBytes = baseAddr + bdOp.getOffsetInBytes();
  if (!dims) {
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetAddrLen, &dmaTileBd,
                            basePlusOffsetInBytes, lenInBytes);
  } else {
    llvm::SmallVector<XAie_DmaDimDesc, 4> dimDescs(dims->size());
    XAie_DmaTensor dmaTileBdTensor = {};
    dmaTileBdTensor.NumDim = dimDescs.size();
    dmaTileBdTensor.Dim = dimDescs.data();
    // libxaie requires stride in multiples of 32b
    double elementWidthIn32bWords =
        static_cast<double>(bdOp.getBufferElementTypeWidthInBytes()) / 4.0;
    for (size_t i = 0; i < dims->size(); i++) {
      // Pass down dimensions in reverse order; in the MLIR, this allows
      // us to specify step sizes/wraps in the same order as we would
      // access a multi-dim C array, with the highest dimension first.
      int j = dims->size() - i - 1;
      uint16_t size;
      uint32_t stride;
      if (j > 0) {
        stride = static_cast<uint32_t>(dims.value()[i].getStride() *
                                       elementWidthIn32bWords);
        size = dims.value()[i].getSize();
      } else {
        stride = dims.value()[i].getStride();
        size = static_cast<uint16_t>(dims.value()[i].getSize() *
                                     elementWidthIn32bWords);
      }
      stride = stride > 0 ? stride : 1;
      // Assume AIE-ML architecture (ie use AieMlDimDesc instead of AieDimDesc);
      // asserted in AIETranslateToCDODirect).
      dmaTileBdTensor.Dim[j].AieMlDimDesc = {stride, size};
    }
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetMultiDimAddr, &dmaTileBd,
                            &dmaTileBdTensor, basePlusOffsetInBytes,
                            lenInBytes);
  }
 
  // BD iteration.
  if (auto iter = bdOp.getIteration(); iter && iter->getSize() > 1) {
    if (iter->getStride() > 0) {
      double elementWidthIn32bWords =
          static_cast<double>(bdOp.getBufferElementTypeWidthInBytes()) / 4.0;
      uint32_t stepInWords =
          static_cast<uint32_t>(iter->getStride() * elementWidthIn32bWords);
      uint8_t wrap = static_cast<uint8_t>(iter->getSize());
      uint8_t iterCurr = static_cast<uint8_t>(iter->getCurrent());
      TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetBdIteration, &dmaTileBd,
                              stepInWords, wrap, iterCurr);
    }
  }
 
  // ND zero padding.
  std::optional<llvm::ArrayRef<AIE::BDPadLayoutAttr>> padDims =
      bdOp.getPadDimensions();
 
  if (padDims) {
    llvm::SmallVector<XAie_PadDesc, 4> padDescs(padDims->size());
    XAie_DmaPadTensor dmaPadTensor = {};
    dmaPadTensor.NumDim = padDescs.size();
    dmaPadTensor.PadDesc = padDescs.data();
    // libxaie requires stride in multiples of 32b
    double elementWidthIn32bWords =
        static_cast<double>(bdOp.getBufferElementTypeWidthInBytes()) / 4.0;
    for (size_t i = 0; i < padDims->size(); i++) {
      // Pass down dimensions in reverse order.
      int j = padDims->size() - i - 1;
      uint8_t before;
      uint8_t after;
      if (j > 0) {
        before = static_cast<uint8_t>(padDims.value()[i].getConstPadBefore());
        after = static_cast<uint8_t>(padDims.value()[i].getConstPadAfter());
      } else {
        before = static_cast<uint8_t>(padDims.value()[i].getConstPadBefore() *
                                      elementWidthIn32bWords);
        after = static_cast<uint8_t>(padDims.value()[i].getConstPadAfter() *
                                     elementWidthIn32bWords);
      }
      dmaPadTensor.PadDesc[j] = {before, after};
    }
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetPadding, &dmaTileBd,
                            &dmaPadTensor);
  }
  if (nextBdId) {
    auto enableNextBd = 1;
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetNextBd, &dmaTileBd,
                            nextBdId.value(), enableNextBd);
  }
 
  if (auto packetInfo = bdOp.getPacket()) {
    packetType = packetInfo->getPktType();
    packetID = packetInfo->assignedId();
  }
 
  if (packetID) {
    if (!packetType)
      return bdOp.emitError("must have packetType with packetID");
    // getConstantLen() is nullopt for a runtime len operand, so this guard only
    // catches a compile-time-zero length. A runtime len that happens to be 0 is
    // not diagnosed here (runtime len is not yet reachable on this static
    // path).
    if (bdOp.getConstantLen() == 0)
      return bdOp.emitOpError(
          "For MM2S channels, if Buffer_Length=0 then Enable_Packet must be "
          "set to 0, otherwise behavior is undefined (3.7.8 arch spec)");
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetPkt, &dmaTileBd,
                            XAie_PacketInit(*packetID, *packetType));
  }
  if (std::optional<int32_t> oooId = bdOp.getOutOfOrderId())
    TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaSetOutofOrderBdId, &dmaTileBd,
                            static_cast<uint8_t>(*oooId));
  TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaEnableBd, &dmaTileBd);
  auto tileLoc = XAie_TileLoc(col, row);
  TRY_XAIE_API_EMIT_ERROR(bdOp, XAie_DmaWriteBd, devInst, &dmaTileBd, tileLoc,
                          bdId);
  LLVM_DEBUG(llvm::dbgs() << "\nend configuring bds\n");
  return success();
};
 
LogicalResult xilinx::AIE::AIERTControl::pushToBdQueueAndEnable(
    Operation &op, int col, int row, int chNum, const DMAChannelDir &channelDir,
    int bdId, int repeatCount, uint32_t padValue, bool outOfOrder) {
  TxnLocBracket bracket(*this, op.getLoc());
  XAie_DmaDirection direction =
      channelDir == DMAChannelDir::S2MM ? DMA_S2MM : DMA_MM2S;
  auto tileLoc = XAie_TileLoc(col, row);
  if (padValue != 0 && direction == DMA_MM2S &&
      targetModel.isMemTile(col, row)) {
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaSetPadValue, &aiert->devInst, tileLoc,
                            static_cast<uint8_t>(chNum), padValue);
  }
  // in english repeat_count==0 means "do it once" and don't repeat but
  // libxaie treats repeat_count=1 as do it once.
  repeatCount += 1;
  if (outOfOrder) {
    XAie_DmaChannelDesc dmaChannelDesc;
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaChannelDescInit, &aiert->devInst,
                            &dmaChannelDesc, tileLoc);
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaChannelEnOutofOrder, &dmaChannelDesc,
                            static_cast<uint8_t>(XAIE_ENABLE));
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaWriteChannel, &aiert->devInst,
                            &dmaChannelDesc, tileLoc,
                            static_cast<uint8_t>(chNum), direction);
    // StartBd=0 (ignored) and skip the BD/channel validity check.
    // Disable TCT because the bd lookup id aliases the token bits.
    XAie_DmaDeclareQueueConfig(startQueueCfg, /*StartBd=*/0, repeatCount,
                               /*EnToken=*/static_cast<uint8_t>(XAIE_DISABLE),
                               static_cast<uint8_t>(XAIE_ENABLE));
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaChannelSetStartQueueGeneric,
                            &aiert->devInst, tileLoc, chNum, direction,
                            &startQueueCfg);
  } else {
    bool enTokenIssue = tileLoc.Row == 0 && direction == DMA_S2MM;
    TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaChannelSetStartQueue, &aiert->devInst,
                            tileLoc, chNum, direction, bdId, repeatCount,
                            enTokenIssue);
  }
  TRY_XAIE_API_EMIT_ERROR(op, XAie_DmaChannelEnable, &aiert->devInst, tileLoc,
                          chNum, direction);
  return success();
};
 
LogicalResult xilinx::AIE::AIERTControl::configureLocksAndBd(Block &block,
                                                             int col, int row,
                                                             bool outOfOrder) {
  DMABDOp bd = *block.getOps<DMABDOp>().begin();
  auto bdId = bd.getBdId();
  assert(bdId.has_value() &&
         "DMABDOp must have assigned bd_id; did you forget to run "
         "aie-assign-bd-ids?");
  TxnLocBracket bracket(*this, bd.getLoc());
  XAie_DmaDesc dmaTileBd;
  auto tileLoc = XAie_TileLoc(col, row);
  TRY_XAIE_API_EMIT_ERROR(bd, XAie_DmaDescInit, &aiert->devInst, &dmaTileBd,
                          tileLoc);
  if (!block.getOps<UseLockOp>().empty() &&
      failed(configureLocksInBdBlock(targetModel, dmaTileBd, block, col, row,
                                     outOfOrder)))
    return failure();
  // Out-of-order ignores Use_Next_BD; the IR chain exists only so every
  // receive BD gets configured.
  std::optional<int> nextBdId =
      outOfOrder ? std::optional<int>() : bd.getNextBdId();
  if (!block.getOps<DMABDOp>().empty() &&
      failed(configureBdInBlock(
          targetModel, &aiert->devInst, dmaTileBd, block, col, row,
          *bdId, // NOLINT(bugprone-unchecked-optional-access)
          nextBdId)))
    return failure();
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::initLocks(DeviceOp &targetOp) {
  for (auto tileOp : targetOp.getOps<TileOp>()) {
    auto tileLoc = XAie_TileLoc(tileOp.colIndex(), tileOp.rowIndex());
    if (!tileOp.isShimTile() && tileOp.getCoreOp()) {
      TxnLocBracket bracket(*this, tileOp.getLoc());
      TRY_XAIE_API_EMIT_ERROR(tileOp, XAie_CoreReset, &aiert->devInst, tileLoc);
      TRY_XAIE_API_EMIT_ERROR(tileOp, XAie_CoreUnreset, &aiert->devInst,
                              tileLoc);
      // Set locks to zero
      for (uint8_t l = 0; l < NUM_LOCKS; l++) {
        auto locInit = XAie_LockInit(l, 0);
        TRY_XAIE_API_EMIT_ERROR(tileOp, XAie_LockSetValue, &aiert->devInst,
                                tileLoc, locInit);
      }
    }
  }
 
  // Set locks with explicit initializers
  targetOp.walkOutsideRuntimeSequences<LockOp>([&](LockOp lockOp) {
    if (lockOp.getLockID() && lockOp.getInit()) {
      TxnLocBracket bracket(*this, lockOp.getLoc());
      auto tileLoc = XAie_TileLoc(lockOp.getTileOp().colIndex(),
                                  lockOp.getTileOp().rowIndex());
      auto locInit = XAie_LockInit(*lockOp.getLockID(), *lockOp.getInit());
      TRY_XAIE_API_FATAL_ERROR(XAie_LockSetValue, &aiert->devInst, tileLoc,
                               locInit);
    } else
      LLVM_DEBUG(llvm::dbgs()
                 << "lock op missing either id or init" << lockOp << "\n");
  });
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::initBuffers(DeviceOp &targetOp) {
  // Set buffers with explicit initializers
  targetOp.walkOutsideRuntimeSequences<BufferOp>([&](BufferOp bufferOp) {
    auto initialValue = bufferOp.getInitialValue();
    if (!initialValue)
      return;
    TxnLocBracket bracket(*this, bufferOp.getLoc());
    mlir::DenseElementsAttr denseInit =
        dyn_cast<mlir::DenseElementsAttr>(initialValue.value());
    if (!denseInit)
      return;
    auto tileLoc = XAie_TileLoc(bufferOp.getTileOp().colIndex(),
                                bufferOp.getTileOp().rowIndex());
    std::optional<std::vector<char>> byteVec = denseAttrToBytes(denseInit);
    if (!byteVec) {
      llvm::outs() << "buffer op type not supported for initialization "
                   << bufferOp << "\n";
      return;
    }
    TRY_XAIE_API_FATAL_ERROR(XAie_DataMemBlockWrite, &aiert->devInst, tileLoc,
                             bufferOp.getAddress().value(), byteVec->data(),
                             byteVec->size());
  });
  return success();
}
 
LogicalResult
xilinx::AIE::AIERTControl::configureSwitches(DeviceOp &targetOp,
                                             bool skipCtrlPktOverlay) {
  AIEDialect::IsCtrlPktOverlayAttrHelper overlay(targetOp.getContext());
 
  // StreamSwitch (switchbox) configuration
  for (auto switchboxOp : targetOp.getOps<SwitchboxOp>()) {
    int32_t col = switchboxOp.colIndex();
    int32_t row = switchboxOp.rowIndex();
    XAie_LocType tileLoc = XAie_TileLoc(col, row);
    assert(targetModel.hasProperty(AIETargetModel::IsNPU) &&
           "Only NPU currently supported");
 
    Block &b = switchboxOp.getConnections().front();
    for (auto connectOp : b.getOps<ConnectOp>()) {
      if (skipCtrlPktOverlay && overlay.isAttrPresent(connectOp))
        continue;
      TxnLocBracket bracket(*this, connectOp.getLoc());
      TRY_XAIE_API_EMIT_ERROR(
          switchboxOp, XAie_StrmConnCctEnable, &aiert->devInst, tileLoc,
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(connectOp.getSourceBundle()),
          connectOp.sourceIndex(),
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(connectOp.getDestBundle()),
          connectOp.destIndex());
    }
 
    for (auto masterSetOp : b.getOps<MasterSetOp>()) {
      if (skipCtrlPktOverlay && overlay.isAttrPresent(masterSetOp))
        continue;
      TxnLocBracket bracket(*this, masterSetOp.getLoc());
      int mask = 0;
      int arbiter = -1;
 
      // MasterSetOp::verify guarantees every amsel names the same arbiter, so
      // folding them into one arbiter plus msel mask is safe here.
      for (auto val : masterSetOp.getAmsels()) {
        AMSelOp amsel = cast<AMSelOp>(val.getDefiningOp());
        arbiter = amsel.arbiterIndex();
        int msel = amsel.getMselValue();
        mask |= (1 << msel);
      }
 
      auto dropHeader = masterSetOp.keepsPktHeader()
                            ? XAIE_SS_PKT_DONOT_DROP_HEADER
                            : XAIE_SS_PKT_DROP_HEADER;
      TRY_XAIE_API_EMIT_ERROR(
          masterSetOp, XAie_StrmPktSwMstrPortEnable, &aiert->devInst, tileLoc,
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(masterSetOp.getDestBundle()),
          masterSetOp.destIndex(), dropHeader, arbiter, mask);
    }
 
    for (auto packetRulesOp : b.getOps<PacketRulesOp>()) {
      if (skipCtrlPktOverlay && overlay.isAttrPresent(packetRulesOp))
        continue;
      TxnLocBracket bracket(*this, packetRulesOp.getLoc());
      int slot = 0;
      Block &block = packetRulesOp.getRules().front();
      // The overlay's rules take the first slots of a port they share with the
      // design's rules, and the overlay already enabled the port.
      bool overlayPort =
          skipCtrlPktOverlay &&
          llvm::any_of(block.getOps<PacketRuleOp>(), [&](PacketRuleOp rule) {
            return overlay.isAttrPresent(rule);
          });
      for (auto slotOp : block.getOps<PacketRuleOp>()) {
        if (skipCtrlPktOverlay && overlay.isAttrPresent(slotOp)) {
          slot++;
          continue;
        }
        AMSelOp amselOp = cast<AMSelOp>(slotOp.getAmsel().getDefiningOp());
        int arbiter = amselOp.arbiterIndex();
        int msel = amselOp.getMselValue();
        if (!overlayPort)
          TRY_XAIE_API_EMIT_ERROR(packetRulesOp, XAie_StrmPktSwSlavePortEnable,
                                  &aiert->devInst, tileLoc,
                                  WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(
                                      packetRulesOp.getSourceBundle()),
                                  packetRulesOp.sourceIndex());
        auto packetInit = XAie_PacketInit(slotOp.valueInt(), /*PktType*/ 0);
        // TODO Need to better define packet id,type used here
        TRY_XAIE_API_EMIT_ERROR(packetRulesOp, XAie_StrmPktSwSlaveSlotEnable,
                                &aiert->devInst, tileLoc,
                                WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(
                                    packetRulesOp.getSourceBundle()),
                                packetRulesOp.sourceIndex(), slot, packetInit,
                                slotOp.maskInt(), msel, arbiter);
        slot++;
      }
    }
  }
 
  for (auto muxOp : targetOp.getOps<ShimMuxOp>()) {
    // NOTE ShimMux always connects from the south as directions are
    // defined relative to the tile stream switch.
    auto tileLoc =
        XAie_TileLoc(muxOp.getTileOp().getCol(), muxOp.getTileOp().getRow());
    Block &b = muxOp.getConnections().front();
    for (auto connectOp : b.getOps<ConnectOp>()) {
      TxnLocBracket bracket(*this, connectOp.getLoc());
      // demux!
      if (connectOp.getSourceBundle() == WireBundle::North)
        TRY_XAIE_API_EMIT_ERROR(muxOp, XAie_EnableAieToShimDmaStrmPort,
                                &aiert->devInst, tileLoc,
                                connectOp.sourceIndex());
      // mux
      if (connectOp.getDestBundle() == WireBundle::North)
        TRY_XAIE_API_EMIT_ERROR(muxOp, XAie_EnableShimDmaToAieStrmPort,
                                &aiert->devInst, tileLoc,
                                connectOp.destIndex());
    }
  }
 
  // Cascade configuration
  if (isa<AIE2TargetModel>(targetModel)) {
    for (auto configOp : targetOp.getOps<ConfigureCascadeOp>()) {
      TxnLocBracket bracket(*this, configOp.getLoc());
      TileOp tile = cast<TileOp>(configOp.getTile().getDefiningOp());
      auto tileLoc = XAie_TileLoc(tile.getCol(), tile.getRow());
      TRY_XAIE_API_EMIT_ERROR(
          targetOp, XAie_CoreConfigAccumulatorControl, &aiert->devInst, tileLoc,
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(
              static_cast<WireBundle>(configOp.getInputDir())),
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(
              static_cast<WireBundle>(configOp.getOutputDir())));
    }
  }
 
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::teardownSwitches(DeviceOp &targetOp) {
  for (auto switchboxOp : targetOp.getOps<SwitchboxOp>()) {
    XAie_LocType tileLoc =
        XAie_TileLoc(switchboxOp.colIndex(), switchboxOp.rowIndex());
    Block &b = switchboxOp.getConnections().front();
    for (auto connectOp : b.getOps<ConnectOp>()) {
      TxnLocBracket bracket(*this, connectOp.getLoc());
      TRY_XAIE_API_EMIT_ERROR(
          switchboxOp, XAie_StrmConnCctDisable, &aiert->devInst, tileLoc,
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(connectOp.getSourceBundle()),
          connectOp.sourceIndex(),
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(connectOp.getDestBundle()),
          connectOp.destIndex());
    }
    for (auto masterSetOp : b.getOps<MasterSetOp>()) {
      TxnLocBracket bracket(*this, masterSetOp.getLoc());
      TRY_XAIE_API_EMIT_ERROR(
          masterSetOp, XAie_StrmPktSwMstrPortDisable, &aiert->devInst, tileLoc,
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(masterSetOp.getDestBundle()),
          masterSetOp.destIndex());
    }
    for (auto packetRulesOp : b.getOps<PacketRulesOp>()) {
      auto rules = packetRulesOp.getRules().front().getOps<PacketRuleOp>();
      if (rules.empty())
        continue;
      TxnLocBracket bracket(*this, packetRulesOp.getLoc());
      StrmSwPortType port =
          WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE.at(packetRulesOp.getSourceBundle());
      TRY_XAIE_API_EMIT_ERROR(packetRulesOp, XAie_StrmPktSwSlavePortDisable,
                              &aiert->devInst, tileLoc, port,
                              packetRulesOp.sourceIndex());
      // A slot stays enabled when its port is disabled.
      for (auto [slot, rule] : llvm::enumerate(rules))
        TRY_XAIE_API_EMIT_ERROR(packetRulesOp, XAie_StrmPktSwSlaveSlotDisable,
                                &aiert->devInst, tileLoc, port,
                                packetRulesOp.sourceIndex(), slot);
    }
  }
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::disableCores(DeviceOp &targetOp) {
  for (auto coreOp : targetOp.getOps<CoreOp>()) {
    TileID tile = coreOp.getTileID();
    TxnLocBracket bracket(*this, coreOp.getLoc());
    TRY_XAIE_API_EMIT_ERROR(coreOp, XAie_CoreDisable, &aiert->devInst,
                            XAie_TileLoc(tile.col, tile.row));
  }
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetDmaChannels(DeviceOp &targetOp) {
  auto memOps = llvm::to_vector_of<TileElement>(targetOp.getOps<MemOp>());
  llvm::append_range(memOps, targetOp.getOps<MemTileDMAOp>());
  for (TileElement memOp : memOps) {
    TileID tile = memOp.getTileID();
    XAie_LocType tileLoc = XAie_TileLoc(tile.col, tile.row);
    llvm::SmallSet<std::pair<DMAChannelDir, int>, 4> reset;
    auto resetChannel = [&](Operation *op, DMAChannelDir dir,
                            int channel) -> LogicalResult {
      if (!reset.insert({dir, channel}).second)
        return success();
      TxnLocBracket bracket(*this, op->getLoc());
      XAie_DmaDirection direction =
          dir == DMAChannelDir::S2MM ? DMA_S2MM : DMA_MM2S;
      TRY_XAIE_API_EMIT_ERROR((*op), XAie_DmaChannelReset, &aiert->devInst,
                              tileLoc, channel, direction,
                              XAie_DmaChReset::DMA_CHANNEL_RESET);
      // Writing a fresh descriptor ends the reset and returns every field of
      // the control register, such as out-of-order mode, to its reset value.
      XAie_DmaChannelDesc defaults;
      TRY_XAIE_API_EMIT_ERROR((*op), XAie_DmaChannelDescInit, &aiert->devInst,
                              &defaults, tileLoc);
      TRY_XAIE_API_EMIT_ERROR((*op), XAie_DmaWriteChannel, &aiert->devInst,
                              &defaults, tileLoc, channel, direction);
      return success();
    };
    Region &region = memOp.getOperation()->getRegion(0);
    for (auto dmaOp : region.getOps<DMAOp>())
      if (failed(resetChannel(dmaOp, dmaOp.getChannelDir(),
                              dmaOp.getChannelIndex())))
        return failure();
    for (Block *block : getOrderedChainOfBlocks(&region))
      for (auto startOp : block->getOps<DMAStartOp>())
        if (failed(resetChannel(startOp, startOp.getChannelDir(),
                                startOp.getChannelIndex())))
          return failure();
  }
  return success();
}
 
LogicalResult
xilinx::AIE::AIERTControl::addInitConfig(DeviceOp &targetOp,
                                         bool skipCtrlPktOverlay) {
 
  if (failed(verifyDMAChannelsResolved(targetOp)))
    return failure();
 
  if (failed(initLocks(targetOp))) {
    return failure();
  }
 
  if (failed(initBuffers(targetOp))) {
    return failure();
  }
 
  // A DMA whose lock is already satisfied streams as soon as it is enabled, so
  // its route must exist first.
  if (failed(configureSwitches(targetOp, skipCtrlPktOverlay))) {
    return failure();
  }
 
  auto memOps = llvm::to_vector_of<TileElement>(targetOp.getOps<MemOp>());
  llvm::append_range(memOps, targetOp.getOps<MemTileDMAOp>());
  llvm::append_range(memOps, targetOp.getOps<ShimDMAOp>());
  for (TileElement memOp : memOps) {
    int col = memOp.getTileID().col;
    int row = memOp.getTileID().row;
 
    // Get the region's entry block, then start traversing through the chain of
    // blocks.
    llvm::SetVector<Block *> blockVector =
        getOrderedChainOfBlocks(&memOp.getOperation()->getRegion(0));
 
    llvm::SmallPtrSet<Block *, 8> oooBlocks =
        collectOutOfOrderBlocks(blockVector);
 
    // handle DMA ops separately
    auto dmaOps = llvm::to_vector_of<DMAOp>(
        memOp.getOperation()->getRegion(0).getOps<DMAOp>());
    if (!dmaOps.empty()) {
      for (auto dmaOp : dmaOps)
        for (auto &bdRegion : dmaOp.getBds()) {
          Block &block = bdRegion.getBlocks().front();
          if (failed(
                  configureLocksAndBd(block, col, row, dmaOp.getOutOfOrder())))
            return failure();
        }
    } else {
      for (Block *block : blockVector) {
        if (block->getOps<DMABDOp>().empty())
          continue;
        if (failed(configureLocksAndBd(*block, col, row,
                                       oooBlocks.contains(block))))
          return failure();
      }
    }
 
    if (!dmaOps.empty())
      for (auto dmaOp : dmaOps) {
        auto &block = dmaOp.getBds().front().getBlocks().front();
        DMABDOp bd = *block.getOps<DMABDOp>().begin();
        auto bdId = bd.getBdId();
        assert(bdId.has_value() &&
               "bd_id assigned by configureLocksAndBd above");
        if (failed(pushToBdQueueAndEnable(
                *dmaOp.getOperation(), col, row, dmaOp.getChannelIndex(),
                dmaOp.getChannelDir(), bdId.value(), dmaOp.getRepeatCount(),
                dmaOp.getPadValue(), dmaOp.getOutOfOrder())))
          return failure();
      }
    else
      for (Block *block : blockVector) {
        for (auto op : block->getOps<DMAStartOp>()) {
          DMABDOp bd = *op.getDest()->getOps<DMABDOp>().begin();
          int chNum = op.getChannelIndex();
          auto channelDir = op.getChannelDir();
          auto bdId = bd.getBdId();
          assert(bdId.has_value() &&
                 "bd_id assigned by configureLocksAndBd above");
          if (failed(pushToBdQueueAndEnable(
                  *bd.getOperation(), col, row, chNum, channelDir, bdId.value(),
                  op.getRepeatCount(), op.getPadValue(), op.getOutOfOrder())))
            return failure();
        }
      }
  }
 
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::addCoreEnable(DeviceOp &targetOp) {
  // Start execution of all the cores.
  for (auto tileOp : targetOp.getOps<TileOp>()) {
    auto tileLoc = XAie_TileLoc(tileOp.colIndex(), tileOp.rowIndex());
    if (!tileOp.isShimTile() && tileOp.getCoreOp()) {
      TxnLocBracket bracket(*this, tileOp.getCoreOp().getLoc());
      TRY_XAIE_API_EMIT_ERROR(targetOp, XAie_CoreEnable, &aiert->devInst,
                              tileLoc);
    }
  }
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::addAieElf(uint8_t col, uint8_t row,
                                                   const StringRef elfPath,
                                                   bool aieSim) {
  TRY_XAIE_API_LOGICAL_RESULT(XAie_CoreDisable, &aiert->devInst,
                              XAie_TileLoc(col, row));
  TRY_XAIE_API_LOGICAL_RESULT(XAie_DmaChannelResetAll, &aiert->devInst,
                              XAie_TileLoc(col, row),
                              XAie_DmaChReset::DMA_CHANNEL_RESET);
 
  // loadSym: Load symbols from .map file. This argument is not used when
  // __AIESIM__ is not defined.
  TRY_XAIE_API_LOGICAL_RESULT(XAie_LoadElf, &aiert->devInst,
                              XAie_TileLoc(col, row), elfPath.str().c_str(),
                              /*loadSym*/ aieSim);
 
  TRY_XAIE_API_LOGICAL_RESULT(XAie_DmaChannelResetAll, &aiert->devInst,
                              XAie_TileLoc(col, row),
                              XAie_DmaChReset::DMA_CHANNEL_UNRESET);
 
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetPartition() {
  TRY_XAIE_API_LOGICAL_RESULT(XAie_ResetPartition, &aiert->devInst);
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetDMA(int col, int row, bool on) {
  auto tileLoc = XAie_TileLoc(col, row);
  XAie_DmaDesc dmaTileBd;
  TRY_XAIE_API_LOGICAL_RESULT(XAie_DmaDescInit, &aiert->devInst, &dmaTileBd,
                              tileLoc);
  TRY_XAIE_API_LOGICAL_RESULT(XAie_DmaDisableBd, &dmaTileBd);
  TRY_XAIE_API_LOGICAL_RESULT(XAie_DmaChannelResetAll, &aiert->devInst, tileLoc,
                              on ? XAie_DmaChReset::DMA_CHANNEL_UNRESET
                                 : XAie_DmaChReset::DMA_CHANNEL_RESET);
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetCore(int col, int row) {
  auto tileLoc = XAie_TileLoc(col, row);
  TRY_XAIE_API_LOGICAL_RESULT(XAie_CoreReset, &aiert->devInst, tileLoc);
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetSwitch(int col, int row) {
  XAie_LocType tileLoc = XAie_TileLoc(col, row);
 
  // Reset all combinations of input/output routing in the switchbox
  for (auto endpoint_a : WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE) {
    for (auto endpoint_b : WIRE_BUNDLE_TO_STRM_SW_PORT_TYPE) {
      unsigned n_a_connections = targetModel.getNumSourceSwitchboxConnections(
          col, row, endpoint_a.first);
      unsigned n_b_connections = targetModel.getNumDestSwitchboxConnections(
          col, row, endpoint_b.first);
      for (unsigned a_index = 0; a_index < n_a_connections; a_index++) {
        for (unsigned b_index = 0; b_index < n_b_connections; b_index++) {
          if (!targetModel.isLegalTileConnection(col, row, endpoint_a.first,
                                                 a_index, endpoint_b.first,
                                                 b_index)) {
            continue;
          }
          TRY_XAIE_API_FATAL_ERROR(XAie_StrmConnCctDisable, &aiert->devInst,
                                   tileLoc, endpoint_a.second, a_index,
                                   endpoint_b.second, b_index);
        }
      }
    }
  }
 
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetCoreUnreset(int col, int row) {
  auto tileLoc = XAie_TileLoc(col, row);
  TRY_XAIE_API_LOGICAL_RESULT(XAie_CoreUnreset, &aiert->devInst, tileLoc);
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetLock(int col, int row,
                                                   int lockId) {
  auto tileLoc = XAie_TileLoc(col, row);
  // Reset a single lock to value 0
  XAie_Lock lock;
  lock.LockId = lockId;
  lock.LockVal = 0;
  TRY_XAIE_API_LOGICAL_RESULT(XAie_LockSetValue, &aiert->devInst, tileLoc,
                              lock);
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetSwitchConnection(
    int col, int row, WireBundle sourceBundle, int sourceChannel,
    WireBundle destBundle, int destChannel) {
  auto tileLoc = XAie_TileLoc(col, row);
 
  // Helper lambda to map WireBundle to StrmSwPortType
  auto mapBundle = [](WireBundle bundle) -> StrmSwPortType {
    switch (bundle) {
    case WireBundle::Core:
      return CORE;
    case WireBundle::DMA:
      return DMA;
    case WireBundle::FIFO:
      return FIFO;
    case WireBundle::South:
      return SOUTH;
    case WireBundle::West:
      return WEST;
    case WireBundle::North:
      return NORTH;
    case WireBundle::East:
      return EAST;
    case WireBundle::Trace:
      return TRACE;
    default:
      return SOUTH;
    }
  };
 
  StrmSwPortType sourcePortType = mapBundle(sourceBundle);
  StrmSwPortType destPortType = mapBundle(destBundle);
 
  // Disconnect the specific connection from source to destination
  TRY_XAIE_API_LOGICAL_RESULT(XAie_StrmConnCctDisable, &aiert->devInst, tileLoc,
                              sourcePortType, sourceChannel, destPortType,
                              destChannel);
 
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::resetPerfCounters(int col, int row) {
  auto tileLoc = XAie_TileLoc(col, row);
  // Reset performance counters in all modules
  // Try core module counters (if applicable)
  for (int counterId = 0; counterId < 4; counterId++) {
    // Ignore errors as not all tiles have all counter types
    (void)XAie_PerfCounterReset(&aiert->devInst, tileLoc, XAIE_CORE_MOD,
                                counterId);
  }
  // Try mem module counters
  for (int counterId = 0; counterId < 4; counterId++) {
    (void)XAie_PerfCounterReset(&aiert->devInst, tileLoc, XAIE_MEM_MOD,
                                counterId);
  }
  // Try PL module counters (for shim tiles)
  for (int counterId = 0; counterId < 4; counterId++) {
    (void)XAie_PerfCounterReset(&aiert->devInst, tileLoc, XAIE_PL_MOD,
                                counterId);
  }
  return success();
}
 
LogicalResult xilinx::AIE::AIERTControl::addAieElfs(DeviceOp &targetOp,
                                                    const StringRef elfPath,
                                                    bool aieSim) {
  for (auto tileOp : targetOp.getOps<TileOp>())
    if (tileOp.isShimNOCorPLTile()) {
      // Resets no needed with V2 kernel driver
    } else {
      int col = tileOp.colIndex();
      int row = tileOp.rowIndex();
      if (auto coreOp = tileOp.getCoreOp()) {
        std::string fileName;
        if (auto fileAttr = coreOp.getElfFile()) {
          fileName = fileAttr->str();
        } else {
          // Skip cores without elf_file (e.g., lightweight reset
          // devices that only need DMA/lock reconfiguration).
          continue;
        }
        // Check if fileName is already an absolute path.
        // If so, use it directly. Otherwise, concatenate with elfPath.
        std::string fullPath;
        if (std::filesystem::path(fileName).is_absolute()) {
          fullPath = fileName;
        } else {
          auto ps = std::filesystem::path::preferred_separator;
          fullPath =
              (llvm::Twine(elfPath) + std::string(1, ps) + fileName).str();
        }
        if (failed(addAieElf(col, row, fullPath, aieSim)))
          return failure();
      }
    }
  return success();
}
 
void xilinx::AIE::AIERTControl::dmaUpdateBdAddr(int col, int row, size_t addr,
                                                size_t bdId) {
  auto tileLoc = XAie_TileLoc(col, row);
  TRY_XAIE_API_FATAL_ERROR(XAie_DmaUpdateBdAddr, &aiert->devInst, tileLoc, addr,
                           bdId);
}
 
void xilinx::AIE::AIERTControl::startTransaction() {
  aiert->txnCmdLocs.clear();
  aiert->txnOpLocs.clear();
  TRY_XAIE_API_FATAL_ERROR(XAie_StartTransaction, &aiert->devInst,
                           XAIE_TRANSACTION_DISABLE_AUTO_FLUSH);
}
 
// Project the per-XAie_TxnCmd locations in `cmdLocs` onto the operations
// aie-rt's serializer actually emits, mirroring _XAie_TxnExportSerialized's
// command-to-operation mapping. That mapping is not 1:1: the serializer
// buffers block writes and collapses a run of address-contiguous
// XAIE_IO_BLOCKWRITE commands into a single block-write operation, holds that
// pending run across intervening DDR-patch commands (so a patch is emitted
// *before* the block write it follows in CmdBuf), and drops
// XAIE_IO_LOAD_PM_END_INTERNAL entirely. Everything else emits one operation
// in command order.
static std::vector<mlir::Location>
projectCmdLocsOntoSerializedOps(const XAie_TxnInst &inst,
                                const std::vector<mlir::Location> &cmdLocs) {
  std::vector<mlir::Location> opLocs;
  opLocs.reserve(inst.NumCmds);
 
  mlir::Location unknown = mlir::UnknownLoc::get(cmdLocs.front().getContext());
  bool pendingBlockWrite = false;
  mlir::Location pendingBlockWriteLoc = unknown;
  uint64_t blockWriteEndOff = 0;
 
  for (uint32_t i = 0; i < inst.NumCmds; ++i) {
    const XAie_TxnCmd &cmd = inst.CmdBuf[i];
    mlir::Location loc = i < cmdLocs.size() ? cmdLocs[i] : unknown;
 
    if (cmd.Opcode == XAIE_IO_BLOCKWRITE) {
      // A command that extends the run in flight emits nothing of its own;
      // the run keeps the location of the command that started it.
      if (!pendingBlockWrite || cmd.RegOff != blockWriteEndOff) {
        if (pendingBlockWrite)
          opLocs.push_back(pendingBlockWriteLoc);
        pendingBlockWrite = true;
        pendingBlockWriteLoc = loc;
      }
      blockWriteEndOff = cmd.RegOff + cmd.Size * sizeof(uint32_t);
      continue;
    }
 
    if (cmd.Opcode == XAIE_IO_LOAD_PM_END_INTERNAL)
      continue;
 
    if (pendingBlockWrite && cmd.Opcode != XAIE_IO_CUSTOM_OP_DDR_PATCH) {
      opLocs.push_back(pendingBlockWriteLoc);
      pendingBlockWrite = false;
    }
    opLocs.push_back(loc);
  }
  if (pendingBlockWrite)
    opLocs.push_back(pendingBlockWriteLoc);
 
  return opLocs;
}
 
std::vector<uint8_t> xilinx::AIE::AIERTControl::exportSerializedTransaction() {
  // Export the transactions to a binary buffer
  uint8_t *txn_ptr = XAie_ExportSerializedTransaction(&aiert->devInst, 0, 0);
  XAie_TxnHeader *hdr = (XAie_TxnHeader *)txn_ptr;
  std::vector<uint8_t> txn_data(txn_ptr, txn_ptr + hdr->TxnSize);
  free(txn_ptr);
 
  // Exporting leaves the recorded commands intact, so the loc projection can
  // still walk CmdBuf here. With nothing bracketed there is no location to
  // project and every emitted op falls back to the device location.
  XAie_TxnInst *inst = getActiveTxnInst(aiert->devInst);
  if (inst && !aiert->txnCmdLocs.empty())
    aiert->txnOpLocs =
        projectCmdLocsOntoSerializedOps(*inst, aiert->txnCmdLocs);
 
  return txn_data;
}
 
const std::vector<mlir::Location> &
xilinx::AIE::AIERTControl::getTxnOpLocs() const {
  return aiert->txnOpLocs;
}
 
uint32_t xilinx::AIE::AIERTControl::getCurrentTxnNumCmds() const {
  return getActiveTxnNumCmds(aiert->devInst);
}
 
void xilinx::AIE::AIERTControl::recordTxnLocRange(uint32_t startCmds,
                                                  uint32_t endCmds,
                                                  mlir::Location loc) {
  if (endCmds <= startCmds)
    return;
  if (aiert->txnCmdLocs.size() < endCmds)
    aiert->txnCmdLocs.resize(endCmds, mlir::UnknownLoc::get(loc.getContext()));
  for (uint32_t i = startCmds; i < endCmds; ++i)
    aiert->txnCmdLocs[i] = loc;
}