Dataflow compiler for QNN inference on FPGAs

This project is maintained by Xilinx

Archive

The following blog posts are from previous releases. We now post Announcements on GitHub Discussions